J-STD-028: Complete Guide to Flip Chip & CSP Bump Construction Standard

When you’re sourcing bumped wafers or qualifying a new flip chip supplier, the conversation inevitably comes down to one question: do the bumps meet spec? That’s where J-STD-028 comes in. After years of working with flip chip assemblies, I can tell you this standard is the definitive reference for bump construction requirements—and surprisingly few engineers have actually read it.

In this comprehensive guide, I’ll break down everything you need to know about J-STD-028, including what bump types it covers, how it relates to other flip chip standards, and how to apply it in your supplier qualification and incoming inspection processes.

What Is J-STD-028?

J-STD-028, officially titled “Performance Standard for Construction of Flip Chip and Chip Scale Bumps,” is a 36-page joint industry standard developed by IPC and EIA (Electronic Industries Alliance), published in April 1999. It establishes the construction detail requirements for bumps and terminal structures used in flip chip and chip scale packaging (CSP).

Unlike design standards that tell you how to lay out your semiconductor, J-STD-028 focuses specifically on the physical construction of the bumps themselves. It defines what a properly constructed bump should look like, what materials are acceptable, and what performance criteria the bumps must meet.

The standard covers an impressive range of termination types including solder bumps of various compositions, solder columns for area array packages, non-melting stand-offs, conductive polymer deposits, and other terminal structures used in advanced packaging. This breadth makes J-STD-028 relevant across multiple packaging technologies, from traditional C4 bumps to modern chip scale packages.

Why J-STD-028 Matters for Flip Chip Manufacturing

The flip chip market has grown substantially, valued at approximately $38 billion in 2024 with projections reaching $65-75 billion by the early 2030s. This growth is driven by applications requiring high-performance interconnects—5G communications, automotive ADAS, AI accelerators, and high-performance computing. Every one of these applications depends on reliable bump interconnects.

Bump quality directly impacts three critical factors in flip chip assembly. First, assembly yield depends on consistent bump height, diameter, and placement. Bumps that don’t meet specification cause placement failures, bridging, or open connections during reflow. Second, long-term reliability hinges on proper bump metallurgy and construction. Defects in the under bump metallization (UBM) or solder composition lead to early field failures. Third, electrical performance requires controlled bump geometry for consistent parasitic inductance and resistance across the array.

J-STD-028 provides the common language for specifying and verifying bump quality. When you reference J-STD-028 in your supplier agreements, both parties understand exactly what’s expected.

Bump Types Covered in J-STD-028

One of the most valuable aspects of J-STD-028 is its comprehensive coverage of different bump technologies. The standard recognizes that different applications require different bump types, and provides appropriate specifications for each.

Solder Bumps

Solder bumps remain the workhorse of flip chip technology, with several variants covered by J-STD-028:

The traditional C4 (Controlled Collapse Chip Connection) bump, pioneered by IBM in the 1960s, uses evaporated high-lead solder through a molybdenum shadow mask. While the process has limitations for fine pitch applications, C4 bumps remain standard for many high-reliability applications due to their proven track record.

Electroplated solder bumps have largely replaced evaporated bumps for high-volume production, particularly at pitches below 200 μm. The electroplating process offers better dimensional control and is more readily scalable to 300mm wafers. J-STD-028 addresses the unique construction requirements for electroplated structures, including UBM specifications and solder composition tolerances.

Solder Columns

For applications requiring greater standoff height than traditional bumps can provide, solder columns offer an alternative. Columns provide a taller, more compliant structure that can better accommodate CTE mismatch between die and substrate. J-STD-028 covers column height specifications, diameter tolerances, and straightness requirements.

Non-Melting Stand-offs

Some applications use non-melting materials to provide a fixed standoff height independent of reflow conditions. These structures maintain consistent gap height for underfill flow regardless of thermal profile variations. J-STD-028 addresses material requirements and dimensional specifications for these structures.

Copper Pillar Bumps

While J-STD-028 was published before copper pillar technology became mainstream, its framework applies to modern copper pillar with solder cap (C2) structures. Copper pillars have become the standard for pitches below 130 μm because they provide a fixed standoff height and resist the “collapse” behavior of traditional solder bumps.

Modern copper pillar bumps typically consist of a 40-60 μm copper post with a 20-25 μm SnAg solder cap. The copper provides a rigid standoff while the solder cap enables the metallurgical bond during reflow. J-STD-028’s principles for dimensional control, material specifications, and performance criteria extend naturally to these structures.

Conductive Polymer Deposits

For applications requiring lead-free or low-temperature processing, conductive adhesive bumps provide an alternative to solder. J-STD-028 addresses conductivity requirements, adhesion specifications, and reliability criteria for polymer-based interconnects.

Construction Requirements in J-STD-028

J-STD-028 establishes detailed construction requirements across several categories. Understanding these requirements is essential for both specifying bumps and qualifying suppliers.

Dimensional Specifications

Dimensional control is critical for assembly yield. J-STD-028 addresses bump height uniformity, recognizing that within-wafer and within-die height variation directly impacts assembly. Height uniformity targets typically require less than 5% variation within a die. The standard also covers bump diameter specifications, since diameter affects collapse behavior and final joint geometry, as well as placement accuracy ensuring bumps are centered on their corresponding pads.

Under Bump Metallization (UBM) Requirements

The UBM is the foundation of every bump, providing adhesion to the die, a diffusion barrier, and a solderable surface. J-STD-028 addresses UBM layer structures and acceptable material combinations like Ti/Ni/Au or Ti/Cu, adhesion requirements to both bond pad metallization and passivation, and barrier layer effectiveness preventing solder diffusion into aluminum.

A typical UBM stack includes an adhesion layer (often titanium or chromium), a barrier layer (nickel or titanium-tungsten), and a solderable surface (copper or gold). Each layer has specific thickness requirements and interface quality criteria.

Material Specifications

J-STD-028 references appropriate material standards for solder alloys, particularly J-STD-006 for electronic grade solder requirements. The standard addresses solder composition tolerances, acceptable impurity levels, and alpha particle emission requirements for soft error-sensitive applications.

For lead-free applications, SAC (SnAgCu) alloys have become standard, typically Sn96.5/Ag3.0/Cu0.5. The standard provides guidance on composition verification and the impact of composition variations on bump performance.

Performance Criteria

Beyond dimensional and material specifications, J-STD-028 establishes performance expectations covering shear strength minimums that bumps must withstand, electrical resistance requirements ensuring adequate conductivity, and thermal cycling performance particularly when combined with J-STD-030 underfill guidelines.

J-STD-028 Compared to Related Flip Chip Standards

Understanding how J-STD-028 fits within the family of flip chip standards helps you reference the right document for your specific needs.

J-STD-028 vs J-STD-026: Construction vs Design

When to use which: J-STD-026 guides your chip design decisions—where to place bumps, how to handle electrical and thermal design. J-STD-028 specifies what those bumps should look like once they’re fabricated. Your design team references J-STD-026; your supplier quality team references J-STD-028.

J-STD-028 vs J-STD-012: Construction vs Implementation

When to use which: J-STD-012 provides the big picture of flip chip and CSP technology—history, applications, assembly processes, reliability. J-STD-028 drills down specifically on bump construction. Use J-STD-012 for technology education; use J-STD-028 for bump qualification.

J-STD-028 vs J-STD-027: Construction vs Mechanical Outline

When to use which: J-STD-027 standardizes the external mechanical dimensions of flip chip and CSP devices—die size, overall package dimensions. J-STD-028 addresses the bump structures on those devices. Both are needed for complete device specification.

J-STD-028 vs J-STD-030: Bumps vs Underfill

When to use which: J-STD-028 defines your bump geometry. J-STD-030 helps you select underfill materials compatible with that geometry. The standoff height specified per J-STD-028 directly impacts filler particle size selection per J-STD-030.

Read more IPC Standards:

IPC Standards Explained: A Comprehensive Guide to PCB & Electronics Assembly Standards

IPC 2615 Standard Explained: PCB Dimensioning & Tolerancing Requirements

MIL-STD-2000A: Military Soldering Standards for Electronic Assemblies

MIL-STD-1686: ESD Control Program Requirements for Military Electronics

IPC 1791 Standard: Everything You Need to Know About Trusted PCB Certification

MIL-STD-883: Complete Guide to Microelectronics Test Methods

J-STD-048 Explained: Complete Guide to Product Discontinuance Notifications

MIL-STD-750: Semiconductor Device Test Methods Explained

MIL-STD-454: General Requirements for Military Electronic Equipment

IPC 9194: Complete Guide to SPC for PCB Assembly Manufacturing

MIL-STD-202: Electronic Component Testing Methods & Procedures

IPC 4110: Complete Guide to Cellulose Paper Specs for Printed Circuit Boards

Boundary Scan Testing (JTAG) in PCB Design: A Complete DFT Guide

Axiomtek IPC-950 Review: Specs, Features & Performance [2026 Guide]

MIL-PRF-55681: Military Ceramic Chip Capacitor Specification Guide

Who Needs J-STD-028?

Wafer Bumping Suppliers

Bumping houses use J-STD-028 as their primary specification reference. The standard defines what they must deliver, from dimensional tolerances to material composition. Compliance with J-STD-028 is often a contractual requirement from their customers.

Semiconductor Foundries

Foundries offering bumped wafer services reference J-STD-028 for their bump specifications. When you receive bumped wafers from a foundry, their data sheets should reference J-STD-028 compliance.

Assembly Houses

Contract manufacturers receiving bumped die or wafers need J-STD-028 to verify incoming material quality. The standard provides inspection criteria for incoming quality control and acceptance/rejection decisions.

Quality Engineers

Whether you’re at a fabless semiconductor company, an OEM, or a contract manufacturer, J-STD-028 provides the framework for bump quality specifications in your supplier agreements and incoming inspection procedures.

Reliability Engineers

Understanding bump construction per J-STD-028 is essential for failure analysis. When bumps fail, knowing the expected construction helps identify root causes—was it a material issue, a dimensional problem, or a process deviation?

Practical Application of J-STD-028

Supplier Qualification

When qualifying a new bump supplier, reference J-STD-028 in your supplier quality requirements. Specifically, require dimensional conformance with specific tolerances based on J-STD-028 guidelines, material certifications showing solder composition meets J-STD-028 and J-STD-006, UBM structure documentation per J-STD-028 requirements, and shear strength data meeting J-STD-028 minimums.

Incoming Inspection

For incoming bumped wafers, establish inspection procedures based on J-STD-028 criteria including visual inspection for bump shape and surface quality, dimensional measurement using optical profilometry or interferometry, sample shear testing per defined intervals, and cross-section analysis for UBM verification.

Failure Analysis

When investigating bump-related failures, use J-STD-028 as your reference for expected construction. Compare failed units against the standard to identify deviations that may have caused the failure.

Design Specifications

When creating design specifications for custom flip chip devices, reference J-STD-028 for bump requirements. This ensures your specifications align with industry-standard expectations and terminology.

How to Access J-STD-028

Official Purchase Options

IPC Membership Benefits

IPC members receive significant discounts on standards purchases. If your organization regularly purchases IPC standards, membership typically pays for itself within a year.

Related Standards to Consider

When working with flip chip bump technology, you may also need:

Frequently Asked Questions About J-STD-028

What is the difference between J-STD-028 and J-STD-026?

J-STD-028 focuses on bump construction—the physical specifications for bumps including dimensions, materials, and performance criteria. J-STD-026 focuses on semiconductor design for flip chip applications, addressing electrical, thermal, and mechanical design at the chip level. Think of J-STD-026 as guidance for IC designers creating the chip, while J-STD-028 is for bump suppliers and quality engineers ensuring the bumps meet specification. You’ll typically need both: J-STD-026 during design, J-STD-028 for manufacturing and quality.

Does J-STD-028 cover copper pillar bumps?

J-STD-028 was published in 1999 before copper pillar technology became mainstream. However, its framework for dimensional specifications, material requirements, and performance criteria applies conceptually to copper pillar structures. For copper pillar-specific guidance, supplement J-STD-028 with manufacturer specifications and IPC-7094, which addresses more recent bump technologies. The fundamental principles of bump height uniformity, placement accuracy, and material quality from J-STD-028 remain directly applicable.

Is J-STD-028 still relevant for lead-free bumping?

Yes, the standard’s framework remains relevant for lead-free applications, though specific material compositions have evolved. J-STD-028 references J-STD-006 for solder alloy specifications, and J-STD-006 has been updated to include lead-free alloys like SAC305 (Sn96.5/Ag3.0/Cu0.5). The dimensional requirements, UBM specifications, and performance criteria in J-STD-028 apply regardless of whether you’re using lead-containing or lead-free solder.

How does J-STD-028 relate to bump shear testing?

J-STD-028 establishes shear strength requirements for bumps as part of its performance criteria. For detailed shear test methodology, many organizations also reference JEDEC standards like JESD22-B117 for bump shear testing procedures. The combination of J-STD-028 acceptance criteria with JEDEC test methodology provides a complete framework for bump mechanical evaluation.

Who should be trained on J-STD-028 requirements?

Unlike IPC-A-610 or J-STD-001, there’s no formal J-STD-028 certification program. However, understanding the standard is valuable for supplier quality engineers qualifying bump suppliers, incoming quality inspectors evaluating bumped wafers, failure analysis engineers investigating bump-related failures, procurement specialists writing bump specifications into supplier agreements, and process engineers developing bump-related manufacturing processes.

Conclusion: Applying J-STD-028 in Your Organization

J-STD-028 provides the foundational specification framework for flip chip and CSP bump construction. While the standard dates from 1999, its principles for dimensional control, material specification, and performance criteria remain directly applicable to modern bump technologies.

For organizations working with flip chip technology, I recommend this approach:

1. Incorporate J-STD-028 into supplier agreements as the baseline bump specification reference
2. Develop incoming inspection procedures based on J-STD-028 criteria for bumped wafer verification
3. Train quality personnel on J-STD-028 requirements and acceptance criteria
4. Use J-STD-028 alongside related standards (J-STD-026 for design, J-STD-012 for implementation, J-STD-030 for underfill) for comprehensive flip chip process control

The flip chip market continues to grow, driven by applications requiring ever-finer pitch and higher reliability. Engineers who understand the complete standards framework—with J-STD-028 addressing bump construction—are positioned to deliver reliable, high-performance flip chip products.

Whether you’re qualifying a new bump supplier, troubleshooting assembly yield issues, or specifying bumps for a new product, J-STD-028 provides the common language and technical foundation for success.

Useful Resources

Official IPC Standards Stores:

• IPC Official Store: shop.ipc.org
• ANSI Webstore: webstore.ansi.org
• GlobalSpec Standards Database: standards.globalspec.com

Related Standards Reference:

• J-STD-026: Semiconductor Design Standard for Flip Chip Applications
• J-STD-027: Mechanical Outline Standard for Flip Chip and CSP
• J-STD-012: Implementation of Flip Chip and Chip Scale Technology
• J-STD-030: Underfill Material Selection and Application
• J-STD-006: Electronic Grade Solder Alloys and Fluxed Solders
• IPC-7094: Design and Assembly for Flip Chip and Die-Size Components

Technical Resources:

• IPC Knowledge Center: ipc.org
• JEDEC Standards (Bump Testing): jedec.org
• Semiconductor Engineering (Industry News): semiengineering.com