Contact Sales & After-Sales Service

Contact & Quotation

  • Inquire: Call 0086-755-23203480, or reach out via the form below/your sales contact to discuss our design, manufacturing, and assembly capabilities.
  • Quote: Email your PCB files to Sales@pcbsync.com (Preferred for large files) or submit online. We will contact you promptly. Please ensure your email is correct.
Drag & Drop Files, Choose Files to Upload You can upload up to 3 files.

Notes:
For PCB fabrication, we require PCB design file in Gerber RS-274X format (most preferred), *.PCB/DDB (Protel, inform your program version) format or *.BRD (Eagle) format. For PCB assembly, we require PCB design file in above mentioned format, drilling file and BOM. Click to download BOM template To avoid file missing, please include all files into one folder and compress it into .zip or .rar format.

J-STD-075 Guide: PSL Classification for Passive Components & Assembly Process Limits

The transition to lead-free soldering exposed a problem that many of us in PCB assembly hadn’t fully anticipated: passive components failing during reflow. I remember debugging a production line where film capacitors were cracking after the third reflow pass, and tantalum capacitors were showing increased leakage current. The issue wasn’t moisture sensitivity. It was thermal process sensitivity, and that’s exactly what J-STD-075 was designed to address.

If you work with passive components like capacitors, inductors, fuses, or crystals, understanding J-STD-075 is essential. This standard extends the moisture sensitivity concepts from J-STD-020 to cover all the ways passive components can be damaged during assembly processes, not just by absorbed moisture.

What is J-STD-075?

J-STD-075, officially titled “Classification of Passive and Solid State Devices for Assembly Processes,” is a joint standard developed by ECIA (Electronic Components Industry Association), IPC, and JEDEC. The standard establishes worst-case solder assembly process conditions and provides a classification system called Process Sensitivity Level (PSL) for components that cannot withstand standard assembly processes.

The fundamental purpose of J-STD-075 is to identify components with thermal, cleaning, or other process limitations before they cause assembly failures. While J-STD-020 focuses specifically on moisture sensitivity for IC packages, J-STD-075 expands this concept to address the unique sensitivities of passive components and provides a unified labeling system.

J-STD-075 Standard Overview

AttributeSpecification
Full TitleClassification of Passive and Solid State Devices for Assembly Processes
PublisherECIA / IPC / JEDEC (Joint Standard)
Current RevisionJ-STD-075A (May 2018)
Original ReleaseAugust 2008
Page Count~20 pages
SupersedesIPC-9503
ScopePassive components, solid-state devices

J-STD-075 Revision History

RevisionRelease DateKey Changes
J-STD-075August 2008Original release, focused on non-IC components
J-STD-075AMay 2018Extended scope to solid-state devices, updated title

The 2018 revision (J-STD-075A) changed the title from “Classification of Non-IC Electronic Components” to “Classification of Passive and Solid State Devices” to reflect the expanded scope that now includes solid-state components with process sensitivities.

Why Passive Components Need Their Own Standard

Passive components present unique challenges that J-STD-020 wasn’t designed to address:

Passive Component Vulnerability Factors

FactorIssueAffected Components
No encapsulationDirect thermal exposureFilm capacitors, inductors
Open constructionCleaning fluid penetrationChokes, wire-wound components
Thermal massRapid heating damageLarge electrolytic capacitors
Material limitationsLower temperature toleranceAluminum, polymer capacitors
Mechanical stressThermal shock crackingCeramic capacitors

Unlike plastic-encapsulated ICs that have a protective mold compound, many passive components expose internal materials directly to the soldering environment. This means thermal damage can occur even without moisture involvement.

Common Passive Component Failures from Assembly

Component TypeFailure ModeRoot Cause
Film CapacitorsParameter drift, crackingExcessive peak temperature
Aluminum ElectrolyticsElectrolyte degradationHigh temperature exposure
Tantalum CapacitorsIncreased leakage currentThermal stress
Ceramic CapacitorsCracking, flex cracksThermal shock
InductorsCore saturation changeExcessive temperature
Crystals/OscillatorsFrequency shiftThermal damage
FusesPremature openingReflow temperature

Understanding Process Sensitivity Level (PSL)

The core of J-STD-075 is the Process Sensitivity Level (PSL) classification system. Unlike MSL which is a single number (1-6), PSL uses a three-character code that conveys more detailed information about component sensitivities.

PSL Rating Structure

Character PositionMeaningValues
1st CharacterSolder process typeW = Wave, R = Reflow
2nd CharacterThermal sensitivity level0-9 (0 = meets base conditions)
3rd CharacterOther process sensitivitiesLetter code (G, C, V, X, etc.)

PSL Second Character (Thermal Sensitivity)

ValueWave Solder MeaningReflow Meaning
0Meets base wave conditionsMeets base reflow conditions
11 wave pass only1 reflow cycle only
2Reduced peak temp required2 reflow cycles only
3-9Further restrictionsFurther restrictions

PSL Third Character (Other Sensitivities)

CodeMeaningTypical Components
GNo additional sensitivitiesStandard components
CCleaning sensitiveOpen construction parts
VVacuum pick-up sensitiveFragile packages
XX-ray sensitiveSome sensors
MMultiple sensitivitiesCombination of above

PSL Rating Examples

PSL CodeInterpretation
R0GReflow: Meets base conditions (3 cycles), no other sensitivities
R2CReflow: 2 cycles max, cleaning sensitive
W1GWave: 1 pass only, no other sensitivities
R4GReflow: 4th level restriction (specific temp/time limits)
R6GReflow: 6th level restriction (more restrictive)

J-STD-075 Base Solder Process Conditions

J-STD-075 defines base solder process conditions that components must withstand to be classified as PSL x0x (second character = 0). Components that cannot meet these conditions require PSL classification and labeling.

Base Wave Solder Process Conditions

ParameterRequirement
Number of Passes2 passes
Preheat TemperaturePer profile
Solder Pot Temperature260°C ±5°C (Pb-free)
Contact Time3-5 seconds per pass
Cooling RateNatural convection

Base Reflow Solder Process Conditions

The base reflow conditions align with J-STD-020 requirements:

ParameterSmall ComponentsLarge Components
Number of Reflows3 cycles3 cycles
Peak Temperature (Tc)260°C260°C
Time Above Liquidus60-150 seconds60-150 seconds
Ramp Rate3°C/second max3°C/second max
Preheat150-200°C, 60-120 sec150-200°C, 60-120 sec

Component Size Classification for Reflow

Package VolumeClassification Temperature
< 350 mm³260°C
350-2000 mm³260°C
> 2000 mm³250°C

J-STD-075 vs J-STD-020: Understanding the Relationship

These standards are complementary, not competing:

AspectJ-STD-020J-STD-075
FocusMoisture sensitivityProcess sensitivity
Component ScopeICs (semiconductor packages)Passives, solid-state devices
ClassificationMSL 1-6PSL (3-character code)
Primary ConcernMoisture-induced damageThermal/process damage
Handling StandardJ-STD-033J-STD-033 (for MSL portion)
Test BasisMoisture soak + reflowSoldering process evaluation

How the Standards Work Together

The J-STD-075 evaluation process follows this sequence:

StepActionStandard Reference
1Evaluate against base solder conditionsJ-STD-075
2If passes, PSL 2nd character = 0J-STD-075
3If fails, determine PSL ratingJ-STD-075
4Use determined conditions for MSL testingJ-STD-020
5Label and pack per MSL requirementsJ-STD-033

This means a component’s PSL rating affects how its MSL is determined. If a component can only withstand 2 reflow cycles instead of 3, the MSL classification must use that 2-cycle condition.

Cleaning Sensitivity Classification

J-STD-075 addresses cleaning sensitivity, which is particularly important for passive components with open constructions.

Components at Risk for Cleaning Damage

Component TypeCleaning RiskFailure Mode
Common-mode ChokesHighAdhesive degradation, corrosion
Pressed-powder InductorsHighMaterial erosion, shorts
Naked Film CapacitorsHighMoisture ingress, parameter drift
Wire-in-air FusesHighCorrosion, premature failure
Open-frame TransformersMediumInsulation damage
Unsealed PotentiometersMediumContact contamination

Cleaning Sensitivity Considerations

FactorImpact
High-pressure sprayMechanical damage to delicate structures
Immersion cleaningFluid trapped in open constructions
Alkaline agentsPolymer degradation, metal corrosion
Ultrasonic cleaningResonance damage to crystals, ceramics
Drying temperatureSecondary thermal stress

J-STD-075 encourages PSL labeling for cleaning sensitivities (3rd character = C) but does not define specific test protocols due to the wide variation in cleaning processes used across the industry.

Other Process Sensitivities

Beyond thermal and cleaning sensitivities, J-STD-075 addresses additional process concerns:

Vacuum Pick-up Sensitivity

ConcernAffected ComponentsMitigation
Surface damageThin-wall electrolyticsReduced vacuum force
Seal integrityVented capacitorsModified nozzle design
Mechanical stressFragile ceramicsGentle placement settings

X-Ray Sensitivity

ConcernAffected ComponentsConsideration
Cumulative doseSome sensors, memoriesLimit inspection passes
Permanent damageRadiation-sensitive devicesAlternative inspection methods

PSL Labeling Requirements

When a supplier determines that a component is process sensitive (PSL 2nd character > 0), J-STD-075 requires specific labeling.

Labeling Requirements

RequirementDetails
When RequiredPSL 2nd character > 0
Label LocationFirst-level containers (tape/reel, bag, box)
Label TypeMachine printed
InformationPSL code, applicable process conditions

Label Content for Process Sensitive Components

FieldExample
PSL RatingR2C
Max Reflow Cycles2
Max Peak Temp250°C
Time Above Liquidus90 sec max
Cleaning RestrictionsNo immersion cleaning

Read more IPC Standards:

Component-Specific Considerations

Capacitor Types and Typical PSL Ratings

Capacitor TypeTypical PSLKey Sensitivity
Ceramic (MLCC)R0GGenerally robust
Tantalum (MnO2)R0G to R2GThermal stress
Tantalum (Polymer)R4G to R6GMultiple reflows
Aluminum ElectrolyticR2G to R4GTemperature, time
Film (Polyester)R2G to R4GPeak temperature
Film (Polypropylene)R3G to R5GLower temp tolerance

Inductor Types and Typical PSL Ratings

Inductor TypeTypical PSLKey Sensitivity
Ferrite ChipR0GGenerally robust
Wire-wound SMDR0G to R1CCleaning sensitivity
Molded PowerR0GGenerally robust
Common-mode ChokeR1C to R2CCleaning, thermal
Air CoreR0G to R1GMinimal concerns

Industry Adoption Challenges

Despite being available since 2008, J-STD-075 adoption remains limited:

Why PSL Labeling is Often Missing

ChallengeImpact
Lack of awarenessMany passive manufacturers unfamiliar with standard
Testing costFull characterization requires significant investment
Legacy productsExisting components not retroactively classified
No enforcementNo regulatory requirement for labeling
Customer demandLimited end-user requests for PSL information

Consequences of Missing PSL Information

IssueResult
Unknown process limitsAssembly failures, yield loss
Excessive rework damageComponent degradation
Field failuresReliability issues from overstressed components
Narrow process windowsConservative assembly parameters

Useful Resources for J-STD-075

Official Standards (Purchase Links)

StandardDescriptionSource
J-STD-075APSL Classification standardIPC Store
J-STD-020MSL Classification (referenced)IPC Store
J-STD-033MSD Handling (referenced)IPC Store

Alternative Purchase Sources

SourceWebsite
ANSI Webstorewebstore.ansi.org
Document Centerdocument-center.com
Techstreettechstreet.com
JEDECjedec.org

Related Standards

StandardDescription
JESD22-B106Resistance to Soldering Heat (through-hole)
EIA-364-56Connector solder heat resistance
EIA-364-61Connector reflow soldering
IPC-CH-65Cleaning guidelines (referenced)

Industry Organizations

OrganizationRole
ECIAwww.ecianow.org – Passive component standards
IPCwww.ipc.org – Assembly standards
JEDECwww.jedec.org – Semiconductor standards

Frequently Asked Questions About J-STD-075

What is the difference between MSL and PSL?

MSL (Moisture Sensitivity Level) from J-STD-020 specifically addresses damage caused by absorbed moisture vaporizing during reflow, which primarily affects plastic-encapsulated ICs. PSL (Process Sensitivity Level) from J-STD-075 addresses broader process sensitivities including thermal limitations, cleaning sensitivity, and other assembly process concerns. A component can have both an MSL rating and a PSL rating. For example, a polymer tantalum capacitor might be MSL 3 (moisture sensitive, 7-day floor life) and PSL R4G (limited to specific reflow conditions). Both ratings must be considered when planning assembly processes.

Do all passive components need PSL classification?

Classification requirements differ by component type. Per J-STD-075, PSL classification is required for passive devices. Solid-state devices that have already been classified per J-STD-020 and can withstand the J-STD-020 thermal profile are not required to be classified per J-STD-075 for thermal limitations. However, any solid-state device with a history of thermal limitations or sensitivity to cleaning or other processes is strongly recommended to be classified for those process limitations. In practice, many passive component manufacturers don’t provide PSL ratings, which is why assembly engineers often need to establish their own process limits through qualification testing.

Why don’t most passive components have PSL labels?

Despite J-STD-075 being available since 2008, industry adoption remains limited. Many passive component manufacturers are unfamiliar with the standard or consider the testing and labeling costs prohibitive for commodity components. There’s also limited customer demand since many assemblers aren’t aware that PSL classification exists. This creates a gap where thermally sensitive components enter assembly processes without proper documentation. High-reliability industries (aerospace, medical, automotive) are more likely to require PSL information from their suppliers, but consumer electronics often operates without this data.

How many reflow cycles can passive components typically withstand?

It varies significantly by component type. Ceramic capacitors (MLCCs) and ferrite inductors generally withstand 3+ reflows without issue. Standard tantalum capacitors typically handle 3 reflows. Polymer tantalum and conductive polymer aluminum capacitors may be limited to 2 reflows or have specific temperature restrictions. Film capacitors, especially those with low-melting-point dielectrics like polypropylene, may require reduced peak temperatures or fewer cycles. When PSL information isn’t available, conservative practice is to limit passive components to 2 reflow cycles and verify critical parameters after assembly qualification.

Does J-STD-075 cover rework processes?

No, J-STD-075 explicitly states that it does not establish rework simulation conditions. The standard focuses on initial assembly processes. However, it does highlight commonly used alternate solder assembly processes for attaching replacement devices, and recommends that suppliers determine if their devices are sensitive to the temperature values and durations of these alternate processes. For rework guidance, assemblers should consult component datasheets, manufacturer application notes, and IPC-7711/7721 (Rework, Modification and Repair of Electronic Assemblies) while considering the cumulative thermal exposure the component has already experienced.

Conclusion

J-STD-075 fills a critical gap in electronics assembly standards by addressing the process sensitivities of passive components and solid-state devices that J-STD-020 wasn’t designed to cover. The PSL classification system provides a standardized way to communicate thermal limitations, cleaning sensitivities, and other process constraints that can affect component reliability.

The key points to remember:

For Design Engineers: Consider PSL requirements when selecting passive components. A film capacitor with PSL R3C may limit your assembly process options and complicate rework procedures.

For Process Engineers: When PSL information isn’t available from suppliers, establish your own process limits through qualification testing. Document the thermal profiles your passive components experience during assembly.

For Quality Engineers: Request PSL information from passive component suppliers, especially for critical applications. The lack of industry-wide adoption doesn’t mean the information isn’t available. Some suppliers do characterize their products per J-STD-075.

For Procurement: Include J-STD-075 PSL requirements in component specifications for high-reliability applications. This drives supplier awareness and ensures you receive the process sensitivity information you need.

As lead-free soldering with higher reflow temperatures becomes even more prevalent, and as components continue to miniaturize with thinner dielectrics and more sensitive materials, the importance of understanding process sensitivity only grows. J-STD-075 provides the framework for this understanding, even if industry adoption hasn’t yet matched the standard’s value.

The standard works best alongside J-STD-020 for MSL requirements and J-STD-033 for handling and packing. Together, these documents provide comprehensive protection against assembly-induced damage for all surface mount components, not just semiconductor packages.

Leave a Reply

Your email address will not be published. Required fields are marked *

Contact Sales & After-Sales Service

Contact & Quotation

  • Inquire: Call 0086-755-23203480, or reach out via the form below/your sales contact to discuss our design, manufacturing, and assembly capabilities.

  • Quote: Email your PCB files to Sales@pcbsync.com (Preferred for large files) or submit online. We will contact you promptly. Please ensure your email is correct.

Drag & Drop Files, Choose Files to Upload You can upload up to 3 files.

Notes:
For PCB fabrication, we require PCB design file in Gerber RS-274X format (most preferred), *.PCB/DDB (Protel, inform your program version) format or *.BRD (Eagle) format. For PCB assembly, we require PCB design file in above mentioned format, drilling file and BOM. Click to download BOM template To avoid file missing, please include all files into one folder and compress it into .zip or .rar format.