Inquire: Call 0086-755-23203480, or reach out via the form below/your sales contact to discuss our design, manufacturing, and assembly capabilities.
Quote: Email your PCB files to Sales@pcbsync.com (Preferred for large files) or submit online. We will contact you promptly. Please ensure your email is correct.
Notes: For PCB fabrication, we require PCB design file in Gerber RS-274X format (most preferred), *.PCB/DDB (Protel, inform your program version) format or *.BRD (Eagle) format. For PCB assembly, we require PCB design file in above mentioned format, drilling file and BOM. Click to download BOM template To avoid file missing, please include all files into one folder and compress it into .zip or .rar format.
IPC-5703 Standard: PCB Fabricator Guidelines for Bare Board Cleanliness
IPC-5703 guides PCB fabricators on controlling contamination throughout manufacturing. Learn how each process step impacts bare board cleanliness and reliability.
If you’ve worked in PCB fabrication for any length of time, you know that cleanliness issues are often the last thing anyone talks about until something goes wrong. A customer rejects a shipment for high ionic contamination. Field failures get traced back to residues from your plating line. Suddenly everyone wants answers about where the contamination came from.
IPC-5703 was developed specifically to help fabricators understand and control the contamination sources hiding throughout their manufacturing process. This standard walks through each fabrication step and explains how it can directly or indirectly affect the cleanliness of the boards you ship.
IPC-5703 is officially titled “Cleanliness Guidelines for Printed Board Fabricators.” Released in May 2013 by the Association Connecting Electronics Industries (IPC), this 30-page document provides guidance to PCB fabricators on controlling cleanliness throughout the manufacturing process.
The standard acknowledges an uncomfortable truth: printed board cleanliness has historically been an unknown factor in quality assessment. This has often been attributed to a lack of understanding of materials and processes by fabricators, or because industry margins have been driven so low that experienced process professionals cannot be retained.
IPC-5703 addresses this knowledge gap by walking fabricators through each process step and explaining how it impacts the final cleanliness of packaged bare boards.
Document Details
Information
Full Title
Cleanliness Guidelines for Printed Board Fabricators
Document Number
IPC-5703
Release Date
May 2013
Pages
30 pages
Developed By
IPC Bare Board Cleanliness Assessment Task Group (5-32c)
Target Audience
PCB fabricators, process engineers, quality managers
Why PCB Fabricators Need IPC-5703
The reality is that approximately 15% of all PCB assembly failures trace back to contamination originating from the bare board. That’s a significant percentage, and it means fabricators bear responsibility for a substantial portion of field reliability problems.
The challenge is that contamination sources are distributed throughout your entire process flow. From the raw laminate to the final packaging, every step presents opportunities for ionic residues to accumulate on the board surface. Without systematic guidance on where to look and what to control, most fabricators are left guessing.
IPC-5703 provides that systematic guidance. It helps you understand not just that your boards need to be clean, but specifically how each process contributes to contamination and what you can do about it.
The Hidden Cost of Contamination
When contaminated boards reach your customers, the consequences include:
Rejected lots requiring recleaning or scrapping
Customer complaints and damaged relationships
Warranty claims from field failures
Lost business as customers seek cleaner suppliers
Potential liability for safety-critical application failures
Understanding contamination sources through IPC-5703 guidance helps you address these issues proactively rather than reactively.
How IPC-5703 Covers the Fabrication Process
IPC-5703 organizes its guidance around the typical PCB fabrication process flow. Each section addresses a specific process step and its potential impact on cleanliness.
Raw Material Selection and Laminate Handling
Cleanliness control starts before you even begin fabrication. The laminate materials entering your facility carry their own contamination profile:
Material Factor
Cleanliness Impact
Laminate quality
Surface contamination, outgassing potential
Storage conditions
Moisture absorption, dust accumulation
Handling procedures
Fingerprints, oils from improper handling
Incoming inspection
Opportunity to reject contaminated material
Laminates stored in uncontrolled environments can absorb moisture and attract particulate contamination. Improper handling without gloves transfers oils and salts from skin contact. IPC-5703 emphasizes establishing proper receiving and storage procedures as the foundation for cleanliness control.
Copper Clad Preparation
The copper surface of incoming laminate requires preparation before imaging. This step typically involves:
Mechanical scrubbing or chemical cleaning to remove oxides
Surface roughening to promote photoresist adhesion
Rinsing to remove cleaning chemistry
Inadequate rinsing at this stage leaves chemical residues that become trapped under subsequent layers. These residues may not cause immediate problems but can contribute to long-term reliability issues.
Inner Layer Imaging and Photoresist Processing
Photoresist application and processing introduces several potential contamination sources:
Process Step
Contamination Risk
Resist lamination
Entrapped air, particulates
Exposure
Minimal direct contamination
Development
Developer chemistry residues
Stripping
Resist fragments, stripper residues
Developer and stripper chemistries are designed to be rinsed away, but incomplete rinsing allows residues to remain. These residues become particularly problematic when they’re trapped in tight spaces like fine-pitch areas or blind vias.
Etching Process Contamination
Etching is one of the highest-risk steps for ionic contamination. The etchants used to remove unwanted copper are highly conductive and corrosive:
Alkaline etchants leave ammonium and chloride ions
Acidic etchants leave sulfate and chloride ions
Cupric chloride leaves copper and chloride ions
These chemicals must be thoroughly neutralized and rinsed to prevent them from causing current leakage in the finished product. Residual etchant trapped in tight spaces or under solder mask is a common source of field failures.
IPC-5703 emphasizes the importance of:
Adequate rinse tank capacity and flow rates
Proper rinse water quality (DI water preferred)
Rinse time sufficient for complete removal
Regular monitoring of rinse water conductivity
Drilling and Deburring
Mechanical drilling creates debris that must be removed before plating:
Debris Type
Source
Removal Method
Resin smear
Drill heat
Desmear process
Glass fibers
Laminate reinforcement
Mechanical/chemical
Copper burrs
Drill exit
Deburring
Dust particles
Drilling environment
Cleaning
Incomplete debris removal leads to plating defects and potential reliability issues. The desmear process itself uses aggressive chemistry (typically permanganate) that must be thoroughly rinsed.
Desmear and Etchback
The permanganate desmear process removes resin smear from drilled holes to ensure good plating adhesion. However, this process introduces its own contamination risks:
Permanganate residues can cause discoloration and reliability issues
IPC-5703 guidance helps fabricators balance adequate desmear with thorough cleaning to avoid trading one problem for another.
Electroless Copper Deposition
Electroless copper provides the initial conductive layer on hole walls before electrolytic plating. This process uses multiple chemical baths:
Bath
Function
Contamination Risk
Cleaner/Conditioner
Surface preparation
Surfactant residues
Micro-etch
Copper surface activation
Acid residues
Catalyst
Palladium seeding
Metal ion carryover
Electroless copper
Initial plating
Bath chemistry residues
Each bath represents an opportunity for contamination if rinsing between steps is inadequate. Dragout from concentrated baths into rinse tanks degrades rinse effectiveness over time.
Pattern Plating
Electrolytic plating builds up copper thickness in circuit areas and plated through-holes. Common plating chemistries include:
Acid copper sulfate
Tin or tin-lead
Nickel
Gold
Each chemistry leaves characteristic ionic residues if not properly rinsed. Chloride contamination from some plating processes is particularly problematic because chlorides are highly mobile and corrosive.
IPC-5703 emphasizes immediate rinsing after plating. Residues become increasingly difficult to remove the longer they remain on the surface.
Solder Mask Application
Solder mask is intended to protect the board, but the application process can introduce contamination:
Process Step
Contamination Source
Pre-cleaning
Incomplete residue removal
Mask application
Solvent residues
Imaging
Developer chemistry
Curing
Outgassing products
Additionally, solder mask has pores in its surface that can trap contamination from subsequent processes, particularly the flux used in HASL surface finishing.
Surface Finish Application
Surface finish is often the largest single contributor to bare board contamination, particularly for HASL (Hot Air Solder Leveling):
Surface Finish
Contamination Risk Level
Primary Contamination Source
HASL (SnPb or Lead-free)
High
Pre-flux residues
ENIG
Low-Moderate
Plating chemistry
Immersion Silver
Low
Plating chemistry
Immersion Tin
Low
Plating chemistry
OSP
Low
Organic coating chemistry
The flux used to prepare boards for HASL contains activators that leave ionic residues. These residues can become trapped in solder mask pores, making them extremely difficult to remove. This is why many fabricators achieving ultra-clean requirements avoid HASL in favor of other finishes.
Final Cleaning
The final cleaning step is your last opportunity to remove contamination before shipping:
DI water rinses remove water-soluble ionic residues
Chemical cleaners may be needed for stubborn residues
Rinse water quality directly affects final cleanliness
IPC-5703 emphasizes that final cleaning cannot compensate for poor process control earlier in the flow. If contamination has been allowed to accumulate and become entrapped, final cleaning will have limited effectiveness.
Packing, Storage, and Shipment
Even clean boards can become contaminated after fabrication:
Factor
Contamination Risk
Handling without gloves
Fingerprint salts and oils
Moisture exposure
Ionic mobilization
Packaging materials
Outgassing, particulates
Storage conditions
Humidity, airborne contamination
IPC-5703 addresses proper handling, packaging, and storage to ensure boards remain clean until they reach the customer.
Walk through your entire process flow with IPC-5703 guidance and identify every potential contamination source. Create a process map showing:
Chemical baths and their compositions
Rinse stations and water quality
Handling points and procedures
Storage locations and conditions
Step 2: Establish Process Controls
For each identified contamination source, establish appropriate controls:
Rinse water conductivity limits
Bath chemistry monitoring schedules
Handling procedure requirements
Environmental controls for storage
Step 3: Monitor and Test
Implement testing to verify your controls are effective:
Regular ROSE testing of production boards
Ion chromatography for detailed analysis when needed
Rinse water conductivity monitoring
Visual inspection for visible residues
Step 4: Continuous Improvement
Use test results to identify process improvements:
Upgrade rinse systems where conductivity limits are difficult to maintain
Replace problematic chemistries with cleaner alternatives
Improve handling procedures where contamination persists
Consider surface finish changes for ultra-clean requirements
IPC-5703 and Related Bare Board Cleanliness Standards
IPC-5703 is part of a family of documents addressing bare board cleanliness. Understanding how these standards work together helps you build a comprehensive cleanliness program.
Standard
Title
Focus
Audience
IPC-5701
Users Guide for Cleanliness of Unpopulated Printed Boards
How to specify cleanliness in purchasing documents
OEMs, procurement
IPC-5702
Guidelines for OEMs in Determining Acceptable Levels of Cleanliness
How to determine appropriate cleanliness levels
OEMs, reliability engineers
IPC-5703
Cleanliness Guidelines for Printed Board Fabricators
How to control cleanliness during fabrication
PCB fabricators
IPC-5704
Cleanliness Requirements for Unpopulated Printed Boards
Specific pass/fail limits using ion chromatography
All parties
How IPC-5703 Connects to IPC-5704
While IPC-5703 tells you how to control contamination sources, IPC-5704 tells you what cleanliness levels to achieve. IPC-5704 provides specific ionic contamination limits based on ion chromatography testing:
Ion
IPC-5704 Limit (µg/cm²)
Chloride
0.75
Bromide
0.75
Sulfate
1.00
Nitrate
0.50
Phosphate
1.00
Sodium
1.00
Potassium
0.50
By implementing IPC-5703 process controls, you improve your ability to consistently meet IPC-5704 limits.
Where to Purchase IPC-5703
Source
Website
Notes
IPC Store
shop.ipc.org
Official source, PDF and print
Techstreet
techstreet.com
Multiple formats available
ANSI Webstore
webstore.ansi.org
Official ANSI distributor
Document Center
document-center.com
Various format options
Accuris (IHS)
store.accuristech.com
Enterprise licensing
When purchasing IPC-5703, also consider obtaining IPC-5704 for the specific cleanliness requirements your customers may reference.
Frequently Asked Questions About IPC-5703
What is the main purpose of IPC-5703?
IPC-5703 provides guidance to PCB fabricators on how each manufacturing process step can impact the cleanliness of bare boards. It helps fabricators identify contamination sources throughout their process flow and implement appropriate controls to ensure clean boards reach their customers.
Does IPC-5703 provide specific cleanliness limits?
No. IPC-5703 is a guideline document focused on process control and contamination sources. For specific ionic contamination limits, refer to IPC-5704, which provides pass/fail criteria based on ion chromatography testing. The two documents are designed to work together.
Which fabrication process contributes most to ionic contamination?
Surface finish application, particularly HASL, is often the largest single contributor to ionic contamination due to the flux used in the process. However, inadequate rinsing after any chemical process (etching, plating, desmear) can leave significant contamination. IPC-5703 emphasizes that contamination control requires attention to the entire process flow.
How does IPC-5703 differ from IPC-5702?
IPC-5702 is written for OEMs and helps them determine what cleanliness level is appropriate for their applications. IPC-5703 is written for fabricators and helps them control contamination sources to meet customer requirements. One determines the target; the other explains how to hit it.
Can implementing IPC-5703 help us meet IPC-5704 requirements?
Yes. IPC-5703 provides the process control guidance that enables fabricators to consistently meet the cleanliness limits specified in IPC-5704. By understanding and controlling contamination sources throughout fabrication, you improve your ability to pass ion chromatography testing and meet customer specifications.
Common Mistakes Fabricators Make With Cleanliness Control
Relying Solely on Final Cleaning
Many fabricators believe that a good final cleaning step can compensate for poor process control upstream. This approach rarely works. Contamination that has been baked under solder mask or trapped in tight geometries cannot be removed by final cleaning, no matter how aggressive.
Ignoring Rinse Water Quality
Using tap water or inadequately maintained DI water systems undermines every other cleanliness effort. Rinse water should be monitored continuously, and systems should be maintained to ensure consistent quality.
Inconsistent Handling Procedures
Even one employee handling boards without gloves can contaminate an entire lot. Cleanliness requires consistent procedures followed by everyone, every time.
Not Testing Until Problems Occur
Reactive testing after customer complaints is too late. Proactive testing as part of process control catches problems before they reach customers.
Conclusion
IPC-5703 fills a critical knowledge gap for PCB fabricators by documenting how each manufacturing process step impacts bare board cleanliness. Rather than leaving process engineers to figure out contamination sources through trial and error, the standard provides systematic guidance based on industry experience.
For fabricators serious about cleanliness, IPC-5703 should be required reading for everyone involved in process engineering and quality control. The investment in understanding and implementing its guidance pays dividends in reduced customer complaints, fewer rejected lots, and improved reputation for quality.
Used together with IPC-5704 (for specific limits) and in response to customer requirements specified per IPC-5701 and IPC-5702, this standard helps fabricators deliver the clean boards that modern electronics reliability demands.
Inquire: Call 0086-755-23203480, or reach out via the form below/your sales contact to discuss our design, manufacturing, and assembly capabilities.
Quote: Email your PCB files to Sales@pcbsync.com (Preferred for large files) or submit online. We will contact you promptly. Please ensure your email is correct.
Notes: For PCB fabrication, we require PCB design file in Gerber RS-274X format (most preferred), *.PCB/DDB (Protel, inform your program version) format or *.BRD (Eagle) format. For PCB assembly, we require PCB design file in above mentioned format, drilling file and BOM. Click to download BOM template To avoid file missing, please include all files into one folder and compress it into .zip or .rar format.